

2G bits DDR3 SDRAM

P2P2GF4ALF-GGN (128M words X 16bits)

Specification

- Density: 2G bits
- Organization:
 - 32M words x 16 bits x 4 banks
- Package:
 - 96-ball FBGA
 - Lead-free (RoHS compliant) and Halogen-free
- Power supply:
 - 1.5V (Typ)
 - VDD, VDDQ = 1.5V \pm 0.075V
- Data rate:
 - 800Mbps/1333Mbps/1000Mbps (max.)

- Double-data-rate architecture: two data transfers per clock cycle
- The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture
- Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver
- DQS is edge-aligned with data for READs; center-aligned with data for WRITEs (K and /K)
- Differential clock signals (CK and /CK)



Ordering Information

Part Number

P 2 P 2 G F 4 A -LGG N

Pin Configurations

Pin Configurations (x 16 configuration)

/xxx indicates active low signal.

	1	2	3	7	8	9
A	○ ○ ○	VDDQ DQ15 DQ17		DQ14 VDDQ VSS		
B	○ ○ ○	VSSQ VDD VSS		DQ15 DQ16 VSSQ		
C	○ ○ ○	VDDQ DQ10 DQ11		DQ12 DQ13 VDDQ		
D	○ ○ ○	VSSQ VDDQ DQ12		DQ10 VSSQ VDD		
E	○ ○ ○	VSS VSSQ DQ13		DML VSSQ VDDQ		
F	○ ○ ○	VDDQ DQ12 DQ15		DQL1 DQL3 VSSQ		
G	○ ○ ○	VSSQ DQ16 DQ17		VDD VSS VSSQ		
H	○ ○ ○	VDDQ DQ VDDQ DQ4		DQL2 DQL5 VDDQ		
J	○ ○ ○	NC VSS /RAS		CK VSS NC		
K	○ ○ ○	QDT VDD /CAS		CK VDD CKE		
L	○ ○ ○	NC IC8 AWE		A10(AP) ZD NC		
M	○ ○ ○	VSS BA9 NC		NC VREFCA VSS		
N	○ ○ ○	VDD A3 A6		A12(BC) BA1 VDD		
P	○ ○ ○	VSS A5 A2		A1 A4 VSS		
R	○ ○ ○	VDD A7 A9		A11 A6 VDD		
T	○ ○ ○	VSS /RESET A13		A14 A8 VSS		

(Top view)

CONTENTS

Specifications	1
Features	1
Ordering Information	2
Part Number	2
Pin Configurations	3
1. Electrical Conditions	5
1.1 Absolute Maximum Ratings	5
1.2 Operating Temperature Condition	5
1.3 Recommended DC Operating Conditions	5
1.4 Recommended tREFC Conditions	5

1. Electrical Conditions

- All voltages are referenced to VSS (GND)
 - Execute power-up and initialization sequence before proper device operation is achieved.

1.1 Absolute Maximum Ratings

Table 1: Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Notes
Power supply voltage	VDD	-0.4 to +1.975	V	1, 3
Power supply voltage for output	VDDQ	-0.4 to +1.975	V	1, 3
Input voltage	VIN	-0.4 to +1.975	V	1
Output voltage	VOUT	-0.4 to +1.975	V	1
Reference voltage	VREFCA	-0.4 to 0.6 × VDD	V	3
Reference voltage for DQ	VREFDQ	-0.4 to 0.6 × VDDQ	V	3

1.2 Operating Temperature Condition

Table 2: Operating Temperature Condition

Parameter	Symbol	Rating	Unit	Notes
Operating case temperature	TC	0 to +95	°C	1, 2, 3

Notes: 1. Operating temperature is the case surface temperature on the center-top side of the

2. The Normal Temperature Range specifies the temperatures where all DRAM operations will be supported. During

Temperature must be maintained between 0°C to +85°C under all operating conditions.

Join our LinkedIn group, [Eaton Industrial Temperature Sensors](#), between +25°C and +900°C. Full specifications are guaranteed in this range, but the following additional conditions apply:

¹⁷ Nos' filii, de două ori în nevoie, întrările Reducere în Regină întră într-o săptămână.

ment may not apply for some devices.)

Extended Temperature Range, then it is mandatory to either use the Manual Temperature Range capability (MR2 bit [A6, A7] = [0, 1]) or enable the optional Auto

Linkage

1.5 IDD and IDQ Measurement Conditions

In this chapter, IDD and IDQ measurement conditions such as test load and patterns are defined.

The figure Measurement Setup and Test Load for IDD and IDQ Measurements shows the setup and test load for IDD and IDQ measurements.


- IDD currents (such as IDD0, IDD1, IDD2N, IDD2NT, IDD2P0, IDD2P1, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, IDD5B, IDD6, IDD6ET and IDD7) are measured as time-averaged currents with all VDD balls of the DDR3 SDRAM under test tied together. Any IDQ current is not included in IDD currents.

• IDD3 currents (such as IDD3N, IDD3P, IDD3R) are measured as time-averaged currents with all VDD3 balls of the DDR3 SDRAM under test tied together. Any IDQ current is not included in IDD3 currents.

Note: IDQ values cannot be directly used to calculate I/O power of the DDR3 SDRAM. They can be used to support correlation of simulated I/O power to actual I/O power as outlined in correlation from simulated channel I/O power to actual channel I/O power supported by IDQ measurement.

For IDD and IDQ measurements, the following conditions apply:

- L and 0: VIN = V_{IH} (V_{IL})






Figure 1: Measurement Setup and Test Load for IDD and IDDOQ Measurements




Figure 2: Correlation from Simulated Channel I/O Power to Actual Channel I/O Power Supported by IDDOQ Measurement

1.5.1 Timings Used for IDD and IDDQ Measurement-Loop Patterns

Table 5: Timings Used for IDD and IDDQ Measurement-Loop Patterns

Parameter	DDR3-1066	DDR3-1333	DDR3-1600	Unit
tCL	7	9	11	nCK
tCK(min)	1.675	1.5	1.25	ns
tRCD(min)	7	9	11	nCK
tRC(min)	27	33	39	nCK
tRAS(min)	20	24	28	nCK
tRP(min)	7	9	11	nCK
tFAW	27	30	32	nCK
tRRD	6	5	6	nCK
tRFC	139	174	208	nCK

1.5.2 Basic IDD and IDDQ Measurement Conditions

Table 6: Basic IDD and IDDQ Measurement Conditions

Parameter Symbol Description

Parameter	Symbol	Description
Precharge power-down current fast exit	IDD2P1	CKE: L; External clock: on; tCK, CL: see Table 4 ; BL: 8 ¹ ; AL: 0; /CS: stable at 1; Command, address, bank address Inputs: stable at 0; data I/O: MID-LEVEL; DM: stable at 0; bank activity: all banks closed; output buffer and RTT: enabled in MR ² ; ODT signal: stable at 0; precharge power down mode: fast exit ³
Precharge quiet standby current	IDD2Q	CKE: H; External clock: On; tCK, CL: see Table 4 ; BL: 8 ¹ ; AL: 0; /CS: stable at 1; Command, address, bank address Inputs: stable at 0; data I/O: MID-LEVEL; DM: stable at 0; bank activity: all banks closed; output buffer and RTT: enabled in MR ² ; ODT signal: stable at 0
Active standby current	IDD3N	CKE: H; External clock: on; tCK, CL: see Table 4 ; BL: 8 ¹ ; AL: 0; /CS: stable at 1; Command, address, bank address Inputs: partially toggling according to Table 8 ; data I/O: MID-LEVEL; DM: stable at 0; bank activity: all banks open; output buffer and RTT: enabled in MR ² ; ODT signal: stable at 0; pattern details: see Table 8
Active power-down current	IDD3P	CKE: L; External clock: on; tCK, CL: see Table 4 ; BL: 8 ¹ ; AL: 0; /CS: stable at 1; Command, address, bank address inputs: stable at 0; data I/O: MID-LEVEL; DM: stable at 0; bank activity: all banks open; output buffer and RTT: enabled in MR ² ; ODT signal: stable at 0
Operating burst read current	IDD4R	CKE: H; External clock: on; tCK, CL: see Table 4 ; BL: 8 ^{1..16} ; AL: 0; /CS: H between RD; Command, address, bank address Inputs: partially toggling according to Table 10 ; data I/O: seamless read; data burst with different data between one burst and the next one according to Table 10 ; DM: stable at 0; bank activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,... (see Table 10); Output buffer and RTT: enabled in MR ² ; ODT signal: visible at 0; pattern details: see Table 10
Operating burst read IDDQ current	IDDQ4R	Same definition like for IDD4R, however measuring IDDQ current instead of IDD current

/RESET: low; External clock: off; CK and /CK: low; CKE: FLOATING; /CS, command, address, bank address, Data IO: FLOATING; ODT signal: FLOATING
 RESET low current reading is valid once power is stable and /RESET has been low for at least 1ms.

Notes: 1. Burst Length: BL8 fixed by MRS. MR0 bits [1,0] = [0,0].


2. MR: Mode Register

E MIN. mode Register Output buffer enable

RTT_Non enable set MFR2 bits [10, 9] = [1, 0]

3 Prove

4 A [View](#) [Edit](#) [Delete](#) [Set Max Freq](#) [Change](#) [Print](#)



link

- Notes:
1. DM must be driven low all the time. DQS, /DQS are used according to read commands, otherwise FLOATING.
 2. Burst sequence driven on each DQ signal by read command. Outside burst operation, DQ signals are FLOATING.
 3. BA: BA0 to BA1.

Table 10: IDD2N and IDD3N Measurement-Loop Pattern

Notes: 1. DM must be driven low all the time. DQS, iDQS are FLOATING.
2. DI signals are FLOATING.
3. BA: BA0 to BA1.

Table 12: IDD4R and IDDQ4R Measurement-Loop Pattern

CK, /CK	Sub -Loop	Cycle number	Com- mand	/CS	/RAS	/CAS	/WE	ODT	BA ^a	-A _m	A ₁₀	A ₇	A ₃	A ₀	Data ^b	
0	0	RD	0	1	0	1	0	0	0	0	0	0	0	0	00000000	
	1	D	1	0	0	0	0	0	0	0	0	0	0	0	—	
	2,3	/D, /D	1	1	1	1	0	0	0	0	0	0	0	0	—	
	4	RD	0	1	0	1	0	0	0	0	0	F	0	00110011		
	5	D	1	0	0	0	0	0	0	0	0	F	0	—		
	6,7	/D, /D	1	1	1	1	0	0	0	0	0	F	0	—		
Toggling Static H	1	8 to 15	Repeat Sub-Loop 0, but BA=1													
	2	16 to 23	Repeat Sub-Loop 0, but BA=2													
	3	24 to 31	Repeat Sub-Loop 0, but BA=3													

Notes:

1. DM must be driven low all the time. DQS, /DQS are used according to read commands, otherwise FLOATING.
2. Burst sequence driven on each DQ signal by read command. Outside burst operation, DQ signals are FLOATING.
3. BA: BA0 to BA1.

Table 13: IDD4W Measurement-Loop Pattern

CK/ /CK	CKE	Sub -loop number	Cycle	Com- mand	/CS	/RAS	/CAS	/WE	ODT	BA ^a	A11	A10	A7	A3	A0	Data ^b
0	1	0	WR	0	1	0	0	1	0	0	0	0	0	0	0	00000000
		1	D	1	0	0	0	0	1	0	0	0	0	0	0	—
		2,3	/D, /D	1	1	1	1	1	0	0	0	0	0	0	0	—
		4	WR	0	1	0	0	0	1	0	0	0	0	F	0	00110011
		5	D	1	0	0	0	0	1	0	0	0	0	F	0	—
		6,7	/D, /D	1	1	1	1	1	0	0	0	0	0	F	0	—
		8 to 15	Repeat Sub-Loop 0, but BA=1													
		16 to 23	Repeat Sub-Loop 0, but BA=2													
Toggle: Static H	1	24 to 31	Repeat Sub-Loop 0, but BA=3													

Notes: 1. DM must be driven low all the time. DQS, /DQS are used according to write commands, otherwise FLOATING.

2. Burst size:

3. BA: BA0 to BA1



Notes: 1. DM must be driven low all the time, DQS, /DQS are FLOATING.

2. DQ signals are FLOATING.

3. BA: BA0 to BA1.

Table 15: ID07 Measurement-Loop Pattern

CK, /CK	Sub CKE	Cycle -Loop number	Com- mand	/CS	/RAS	/CAS	/WE	OOT	BA ^{a3}	A11 -Am	A10 -A9	A7 -A6	A3 -A2	Data ^{b2}
		0	ACT	0	0	1	1	0	0	0	0	0	0	0
D		1	RDA	0	1	0	1	0	0	0	1	0	0	00000000
		2	D	1	0	0	0	0	0	0	0	0	0	—
... Repeat above D Command until nRRD - 1														
nRRD		ACT	0	0	1	1	0	1	0	0	0	F	0	—
1		nRRD + 1	RDA	0	1	0	1	0	1	0	1	0	F	0
		nRRD + 2	D	1	0	0	0	0	1	0	0	0	F	0
... Repeat above D Command until 2 × nRRD - 1														
2		2 × nRRD	Repeat Sub-Loop 0, but BA= 2											
3		3 × nRRD	Repeat Sub-Loop 1, but BA= 3											
4		4 × nRRD	D	1	0	0	0	0	0	3	0	0	0	F
			Assert and repeat above D Command until nFAW - 1, if necessary											
5		nFAW	Repeat Sub-Loop 0, but BA= 4											
6		nFAW + nRRD	Repeat Sub-Loop 1, but BA= 5											
7		nFAW + 2 × nRRD	Repeat Sub-Loop 0, but BA= 6											
8		nFAW + 3 × nRRD	Repeat Sub-Loop 1, but BA= 7											
9		nFAW + 4 × nRRD	D	1	0	0	0	0	0	7	0	0	0	F
			Assert and repeat above D Command until 2 × nFAW - 1, if necessary											
10	Tagging Static H	2 × nFAW + 0	ACT	0	0	1	1	0	0	0	0	0	F	0
		2 × nFAW + 1	RDA	0	1	0	1	0	0	0	1	0	F	0
			00110011											
		2 × nFAW + 2	D	1	0	0	0	0	0	0	0	0	0	F
			— Repeat above D Command until 2 × nFAW + nRRD - 1											
		2 × nFAW + nRRD	ACT	0	0	1	1	0	1	0	0	0	0	—
11		2 × nFAW + nRRD + 1	RDA	0	1	0	1	0	1	0	1	0	0	00000000
		2 × nFAW + nRRD + 2	D	1	0	0	0	0	1	0	0	0	0	—
			— Repeat above D Command until 2 × nFAW + 2 × nRRD - 1											
12		2 × nFAW + 2 × nRRD	Repeat Sub-Loop 10, but BA= 2											
13		2 × nFAW + 3 × nRRD	Repeat Sub-Loop 11, but BA= 3											
14		2 × nFAW + 4 × nRRD	D	1	0	0	0	0	3	0	0	0	0	—
			Assert and repeat above D Command until 3 × nFAW - 1, if necessary											

- Notes: 1. DM must be driven low all the time. DQS, /DQS are used according to read commands, otherwise FLOATING.
 2. Burst sequence driven on each DQ signal by read command. Outside burst operation, DQ signals are FLOATING.
 3. BA: BA0 to BA1.

2. Electrical Specifications

2.1 DC Characteristics

Table 16: DC Characteristics 1 (VDD, VDDQ = 1.5V± 0.075V)

Parameter	Symbol	Data rate	X16	Unit	Notes
		(Mbps)	max		
Operating current (ACT-PRE)	IDD0	1066	55	mA	
		1333	60		
		1600	65		
Operating current (ACT-RD-PRE)	IDD1	1066	70	mA	
		1333	75		
		1600	80		
Precharge power-down standby current	IDD2P1	1066	30	mA	Fast PD Exit
		1333	35		
		1600	40		
Precharge standby current	IDD2P0	1066	20	mA	Slow PD Exit
		1333	20		
		1600	20		
Precharge standby current	IDD2N	1066	45	mA	
		1333	45		
		1600	45		
Precharge standby ODT current	IDD2NT	1066	45	mA	
		1333	45		
		1600	45		
Precharge quiet standby current	IDD2Q	1066	40	mA	
		1333	45		
		1600	50		
Active power-down current (Always fast exit)	IDD3P	1066	37	mA	
		1333	39		
		1600	41		
Active standby current	IDD3N	1066	50	mA	
		1333	55		
		1600	60		
Operating current (Burst read operating)	IDD4R	1066	125	mA	
		1333	135		
		1600	145		
Operating current (Burst write operating)	IDD4W	1066	135	mA	
		1333	145		
		1600	155		
Burst refresh current	IDD5B	1066	250	mA	
		1333	250		
		1600	250		
All bank interleave read current	IDD7	1066	210	mA	
		1333	220		
		1600	230		
RESET low current	IDD8		17	mA	

Table 17: Self-Refresh Current (VDD, VDDQ = 1.5V± 0.075V)

Parameter	Symbol	max	Unit	Notes
Self-refresh current normal temperature range	IDD6	12	mA	
Self-refresh current extended temperature range	IDD6ET	25	mA	

Linkage

2.2 Pin Capacitance

Table 18: Pin Capacitance [DDR3-1066 to 1600] (TC = 25°C, VDD, VDDQ = 1.5V ± 0.075V)

Parameter	Symbol	DDR3-1066		DDR3-1333		DDR3-1600		Units	Notes
		Min	Max	Min	Max	Min	Max		
Input/output capacitance	CIO	1.4	2.7	1.4	2.5	1.4	2.3	pF	1, 2
Input capacitance, CK and /CK	CCK	0.8	1.6	0.8	1.4	0.8	1.4	pF	2,
Input capacitance delta, CK and /CK	CDCK	0	0.15	0	0.15	0	0.15	pF	2, 3
Input/output capacitance delta, DQS and /DQS	CDQS	0	0.2	0	0.15	0	0.15	pF	2, 4
Input capacitance, (control, address, command, input-only pins)	CI	0.75	1.35	0.75	1.3	0.75	1.3	pF	2, 5
Input capacitance delta, (All control input-only pins)	CDI_CTRL	-0.5	0.3	-0.4	0.2	-0.4	0.2	pF	2, 6, 7
Input capacitance delta, (All address/command input-only pins)	CDI_ADD_CMD	-0.5	0.5	-0.4	0.4	-0.4	0.4	pF	2, 8, 9
Input/output capacitance delta, DQ_DM, DQS, /DQS, TDQS, /TDQS	CDIO	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	2, 10
Input/output capacitance of ZQ pin	CZQ	—	3	—	3	—	3	pF	2, 11

- Notes:
1. Although the DM, TDQS and /TDQS pins have different functions, the loading matches DQ and DQS.
 2. VDD, VDDQ, VSS, VSSQ applied and all other pins floating (except the pin under test, CKE, /RESET and ODT as necessary). VDD = VDDQ = 1.5V, VBIAS=VDD/2 and ondie termination off.
 3. Absolute value of CCK-CCK.
 4. Absolute value of CIO(DQS)-CIO(/DQS).
 5. CI applies to ODT, /CS, CKE, A0-A14, BA0-BA1, /RAS, /CAS and /WE.
 6. CDI_CTRL applies to OOT, /CS and CKE.
 7. CDI_CTRL = C(CCTRL) - 0.5 × (CI(CK)+CI(/CK)).
 8. CDI_ADD_CMD applies to A0-A14, BA0-BA1, /RAS, /CAS and /WE.
 9. CDI_ADD_CMD = CI(ADD_CMD) - 0.5 × (CI(CK)+CI(/CK)).
 10. CDIO=CI(DQ_DM) - 0.5 × (CIO(DQS)+CIO(/DQS)).
 11. Maximum external load capacitance on ZQ pin: 5pF.

2.3 Standard Speed Bins

Table 19: DDR3-1066 Speed Bins

Speed Bin	DDR3-1066				Unit	Notes		
CL-4RCD-4RP	7-7-7							
Symbol	iCAS write latency	min	max					
tAA		13.125	20	ns	9			
tRCD		13.125	—	ns	9			
tRP	13.125	—	—	ns	9			
tRAS	20	—	—	ns	9			

Table 20: DDR3-1333 Speed Bins

Speed Bin	CL-6RCD-4RP	JCAS write latency	DDR3-1333	9-9-9	min.	max.	max.
000	/	/	/	/	/	/	/
001	/	/	/	/	/	/	/
010	/	/	/	/	/	/	/
011	/	/	/	/	/	/	/
100	/	/	/	/	/	/	/
101	/	/	/	/	/	/	/
110	/	/	/	/	/	/	/
111	/	/	/	/	/	/	/
200	/	/	/	/	/	/	/
201	/	/	/	/	/	/	/
210	/	/	/	/	/	/	/
211	/	/	/	/	/	/	/
300	/	/	/	/	/	/	/
301	/	/	/	/	/	/	/
310	/	/	/	/	/	/	/
311	/	/	/	/	/	/	/
400	/	/	/	/	/	/	/
401	/	/	/	/	/	/	/
410	/	/	/	/	/	/	/
411	/	/	/	/	/	/	/
500	/	/	/	/	/	/	/
501	/	/	/	/	/	/	/
510	/	/	/	/	/	/	/
511	/	/	/	/	/	/	/
600	/	/	/	/	/	/	/
601	/	/	/	/	/	/	/
610	/	/	/	/	/	/	/
611	/	/	/	/	/	/	/
700	/	/	/	/	/	/	/
701	/	/	/	/	/	/	/
710	/	/	/	/	/	/	/
711	/	/	/	/	/	/	/
800	/	/	/	/	/	/	/
801	/	/	/	/	/	/	/
810	/	/	/	/	/	/	/
811	/	/	/	/	/	/	/
900	/	/	/	/	/	/	/
901	/	/	/	/	/	/	/
910	/	/	/	/	/	/	/
911	/	/	/	/	/	/	/
1000	/	/	/	/	/	/	/
1001	/	/	/	/	/	/	/
1010	/	/	/	/	/	/	/
1011	/	/	/	/	/	/	/
1100	/	/	/	/	/	/	/
1101	/	/	/	/	/	/	/
1110	/	/	/	/	/	/	/
1111	/	/	/	/	/	/	/

Table 21: DDR3-1600 Speed Bins

Speed Bin		DDR3-1600			Unit	Notes
Symbol	iCAS write latency	min	max			
tAA		13.75 (13.125)	20	ns	9	
tIRCD		13.75 (13.125)	—	ns	9	
tRP		13.75 (13.125)	—	ns	9	
tRC		48.75 (48.125)	—	ns	9	
tRAS		35	9 x tREFI	ns	8	
tCK(avg) @ CL=5	CWL = 5	3.0	3.3	ns	1, 2, 3, 4, 7	
	CWL = 6, 7, 8	Reserved	Reserved	ns	4	
tCK(avg) @ CL=6	CWL = 5	2.5	3.3	ns	1, 2, 3, 7	
	CWL = 6	Reserved	Reserved	ns	4	
	CWL = 7, 8	Reserved	Reserved	ns	4	
tCK(avg) @ CL=7	CWL = 5	Reserved	Reserved	ns	4	
	CWL = 6	1.875	< 2.5	ns	1, 2, 3, 4, 7	
	CWL = 7	Reserved	Reserved	ns	4	
	CWL = 8	Reserved	Reserved	ns	4	
tCK(avg) @ CL=8	CWL = 5	Reserved	Reserved	ns	4	
	CWL = 6	1.875	< 2.5	ns	1, 2, 3, 7	
	CWL = 7	Reserved	Reserved	ns	4	
	CWL = 8	Reserved	Reserved	ns	4	
tCK(avg) @ CL=9	CWL = 5, 6	Reserved	Reserved	ns	4	
	CWL = 7	1.5	< 1.875	ns	1, 2, 3, 4, 7	
	CWL = 8	Reserved	Reserved	ns	4	
tCK(avg) @ CL=10	CWL = 5, 6	Reserved	Reserved	ns	4	
	CWL = 7	1.5	< 1.875	ns	1, 2, 3, 7	
	CWL = 8	Reserved	Reserved	ns	4	
tCK(avg) @ CL=11	CWL = 5, 6, 7	Reserved	Reserved	ns	4	
	CWL = 8	1.25	< 1.5	ns	1, 2, 3	
Supported CL settings		5, 6, 7, 8, 9, 10, 11		nCK		
Supported CWL settings		5, 6, 7, 8		nCK		

- Notes:
- The CL setting and CWL setting result in tCK(avg)min and tCK(avg)max requirements. When making a selection of tCK(avg), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
 - tCK(avg)min limits: Since iCAS latency is not purely analog - data and strobe output are synchronized by the DLL - all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(avg) value (3.0, 2.5, 1.875, 1.5, or 1.25ns) when calculating $CL(nCK) = tAA(ns) / tCK(avg)/ns$, rounding up to the next supported CL.
 - tCK(avg)max limits: Calculate $tCK(avg) + tAA(max)/CL$ selected and round the resulting tCK(avg) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875ns or 1.25ns). This result is tCK(avg)max corresponding to the selected speed bin. User must program a different value.

DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table DDR3-1066

Speed Bins which are not subject to production tests but verified by design characterization.

DDR3-1333 speed bin, the functional operation at lower frequencies is shown in the table DDR3-1333.

It is not subject to production tests but verified by design characterization.

Functional operation at lower frequencies as shown in the table DDR3-1066

on tests but verified by design characterization.

ture (TC).

to CL = 7 and CL = 9, tAA/tREFI = 10 ns

Any source-to-vss speed bin also supports

Speed Bins which is not subject to produc-

tion tests but verified by design characteriza-

tion.


For devices supporting optional down bin-

programmed to match.

3. Package Drawing

3.1 96-ball FBGA

Solder ball: Lead free (Sn-Ag-Cu)



NOTES FOR CMOS DEVICES**① PRECAUTION AGAINST ESD FOR MOS DEVICES**

Exposing the MOS devices to a strong electric field can cause destruction of the gate oxide and ultimately degrade the MOS devices operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it, when once it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. MOS devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. MOS devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor MOS devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS DEVICES

No connection for CMOS devices input pins can be a cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. The unused pins must be handled in accordance with the related specification.

